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Space Electronics needs Radiation Tolerance or 
Hardness to withstand the harsh space environment: 
high-energy particles can change the state of the 
electronics or puncture transistors making them dis- 
functional 
Many ways to deal with the requirement: 
Shielding: increased weight, volume, not very effective for 
certain energy range 
Employing redundant component: majority voting in TMR 
Component design: use of clever circuit design within each 
component 
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Radiation Hard 
1Meg rads Total Dose 
No latchup 
SEU - 4OLET 
Radiation Tolerant and Radiation Hard 
Radiation Tolerance 
100K rads Total Dose 
No latchup 
SEU - 4OLET 
CULPRiT 
- 1 Meg rad expected 
No latchup 
SEU - 40 LET 
Technology development started 92 by GSFC: 
Commercial foundry based 
SEU tolerance by circuit design 
Latchup through guard bar layout 
Total dose @ whatever one could get 
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ULP Fundamentals 
Current CMOS Power 
> 90% dynamic 
< 10% static 
Reducing supply voltage \ v aa) and controlling back- 
bias voltage to transistor 
+ Reduces threshold voltage 
+Reduces dynamic power 
(Constant 5X Overdrive) 
USS=80mV/Dec 
ower Comparisons 
Up to 30x savings in power 
Power savings increases 
with frequency 
Static power of ULP parts 
exceeds that of 3.3V part 
More power consumed switching 
at high voltages 
Dynamic power of ULP 
with 3.3V pads is much less 
0 5 10 15 20 25 30 than 3.3V part. Power 
consumption dominated by 
Frequency, MHz 
CULPRiT Validation in Space 
A CULPRiT Reed-Solomon channel 
encoder operating at O.5volt was validated 
on NASA's ST5 in 2006 
Over 300 million telemetry frames processed 
by the CULPRiT part without single failure 
p Potential Power Savings on 
STS/NMP Using RT ULP 
ST5 Power As Designed ST5 Power After ULP 
Power 
3% 
Note: Sub-systems power is specified for the digital part only 
Analog portion is included in "Others" 
NMP €0-1 As Designed Mass NMP €0-1 As Designed Power 
C&DH__Z--- 
NMP €0-1 Mass After ULP NMP EO-1 Power After ULP 
M~ssion Payload 
0% 
Others 1.m 
Launch vehicle 
ST5 CULPRiT technology uses 0 . 3 5 ~  CMOS 
Other ULP ASICs fabricated at 0.35 pm AMI: 
Lossless compression chip, selected for EO-3 demo 
(CULPRiT)- (program de-scoped) 
805 1 micro-controller (CULPRiT) 
C50 DSP chip (ULP only) 
500 Mhz Correlator (CULPRiT) for GSFC's radiometer 
Cross correlator (CULPRiT) for the Lightweight Rainfall 
Radiometer which processes cross-correlation among 25 
channels, <1 watt over 200 Msamples/sec 
ew Development: ULT 
Ultra Low Temperature testing on CULPRiT 
Reed-Solomon encoder conducted in Sept., 
2006 at GSFC 
Chip working at 20°K at SOMbps 
Lower power (2.5mW) and frequency (6.25%) at ULT 
Operating parameters changed significantly 
MOSFET parameter analysis - shows improved 
operating characteristics 
Transconductance increased 
Threshold voltage increased 
Leakage reduced 
Device operates more like ideal 
ew Development: CULPRiT2 
2nd generation CULPRiT2 in development: 
0.18pm9 0.13p.m SO1 at ASIICypress 
Test chip in fabrication 
Motorola ColdFire CULPRiT2 in design 
Success promises future subsystem-on-chip 
(SOC) concept for spacecraft electronics 
Potential to reduce supply voltage to 0.25 volts 
